-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA512
Format: 1.8
Date: Thu, 29 May 2025 10:13:25 +0300
Source: qemu
Architecture: source
Version: 1:10.0.2+ds-1
Distribution: unstable
Urgency: medium
Maintainer: Debian QEMU Team <pkg-qemu-devel@lists.alioth.debian.org>
Changed-By: Michael Tokarev <mjt@tls.msk.ru>
Changes:
qemu (1:10.0.2+ds-1) unstable; urgency=medium
.
* new upstream stable/bugfix release:
o Update version for 10.0.2 release
o Drop support for Python 3.8
o target/hppa: Fix FPE exceptions
o linux-user/hppa: Send proper si_code on SIGFPE exception
o target/hppa: Copy instruction code into fr1 on FPU assist fault
o migration: Allow caps to be set when preempt or multifd cap enabled
o migration/multifd: Don't send device state packets with zerocopy flag
o qapi/misc-target: Fix the doc to distinguish query-sgx
and query-sgx-capabilities
o hw/pci-host: Remove unused pci_host_data_be_ops
o hw/pci-host/gt64120: Fix endianness handling
o i386/hvf: Make CPUID_HT supported
o i386/tcg: Make CPUID_HT and CPUID_EXT3_CMP_LEG supported
o target/riscv/kvm: do not read unavailable CSRs
o target/riscv/kvm: add kvm_csr_cfgs[]
o target/riscv/kvm: turn kvm_riscv_reg_id_ulong() into a macro
o target/riscv/kvm: turn u32/u64 reg functions into macros
o target/riscv/kvm: fix leak in kvm_riscv_init_multiext_cfg()
o target/riscv/kvm: minor fixes/tweaks
o target/riscv: Fix vslidedown with rvv_ta_all_1s
o target/riscv: Fix the rvv reserved encoding of unmasked instructions
o target/riscv: rvv: Apply vext_check_input_eew
to vector indexed load/store instructions
o target/riscv: rvv: Apply vext_check_input_eew to
vector narrow/widen instructions
o target/riscv: rvv: Apply vext_check_input_eew to
vector integer extension instructions(OPMVV)
o target/riscv: rvv: Apply vext_check_input_eew to
vector slide instructions(OPIVI/OPIVX)
o target/riscv: rvv: Apply vext_check_input_eew to
OPIVV/OPFVV(vext_check_sss) instructions
o target/riscv: rvv: Apply vext_check_input_eew to
OPIVI/OPIVX/OPFVF(vext_check_ss) instructions
o target/riscv: rvv: Apply vext_check_input_eew to vrgather
instructions to check mismatched input EEWs encoding constraint
o target/riscv: rvv: Add CHECK arg to GEN_OPFVF_WIDEN_TRANS
o target/riscv: rvv: Source vector registers cannot overlap mask register
o common-user/host/riscv: use tail pseudoinstruction for calling tail
o target/riscv: fix endless translation loop on big endian systems
o hw/riscv: Fix type conflict of GLib function pointers
o target/riscv: pmp: fix checks on writes to pmpcfg in Smepmp MML mode
o target/riscv: pmp: move Smepmp operation conversion into a function
o target/riscv: pmp: don't allow RLB to bypass rule privileges
o hw/nvme: fix nvme hotplugging
o virtio: Call set_features during reset
o s390x: Fix leak in machine_set_loadparm
o 9pfs: fix FD leak and reduce latency of v9fs_reclaim_fd()
o 9pfs: fix concurrent v9fs_reclaim_fd() calls
o hw/i2c/imx: Always set interrupt status bit if interrupt condition occurs
o xen: mapcache: Split mapcache_grants by ro and rw
o xen: mapcache: Fix finding matching entry
o target/i386: do not block singlestep for STI
o target/i386: do not trigger IRQ shadow for LSS
o hw/gpio/imx_gpio: Fix interpretation of GDIR polarity
o docs: Don't define duplicate label in qemu-block-drivers.rst.inc
o target/arm: Don't assert() for ISB/SB inside IT block
o hw/arm/npcm8xx_boards: Correct valid_cpu_types setting of NPCM8XX SoC
o accel/tcg: Don't use TARGET_LONG_BITS in decode_sleb128
o meson: Use osdep_prefix for strchrnul()
o meson: Share common C source prefixes
o meson: Remove CONFIG_STATX and CONFIG_STATX_MNT_ID
o meson: Use has_header_symbol() to check getcpu()
o target/mips: Fix MIPS16e translation
o hw/core/cpu: gdb_arch_name string should not be freed
o hw/core: Get default_cpu_type calling machine_class_default_cpu_type()
o target/avr: Improve decode of LDS, STS
o target/i386/hvf: fix lflags_to_rflags
o target/i386: Fix model number of Zhaoxin YongFeng vCPU template
* hw-nvme-fix-nvme-hotplugging.patch: remove, applied upstream
Checksums-Sha1:
b9a3fd9ca2e5750d5f00218efef29ca99669ae2c 12452 qemu_10.0.2+ds-1.dsc
0da721835b445ce31e3d69631ac878ebe218a6af 39449628 qemu_10.0.2+ds.orig.tar.xz
1012d2a2e0c01fa11a33d675f8cdaa5d2d5cc39f 135672 qemu_10.0.2+ds-1.debian.tar.xz
a831e8e0555b1d86b97be631376728df99fb258a 6848 qemu_10.0.2+ds-1_source.buildinfo
Checksums-Sha256:
8a512d3b6ec2497b667a4ab6a8bafcb782288b315a54c14b4c410211a48d7033 12452 qemu_10.0.2+ds-1.dsc
0901da33844a331bf8b3602b9c1fbd178e60b737c8e3ade678255bd090c9b9f1 39449628 qemu_10.0.2+ds.orig.tar.xz
fd63caa25e89d3416152c8c9b387776b3f35c1fca5656c2bf413c41f063dd711 135672 qemu_10.0.2+ds-1.debian.tar.xz
8e37000701836530fd7e2e077ea2daa7f3fd924ccb5d41bd2df7e322be2ac800 6848 qemu_10.0.2+ds-1_source.buildinfo
Files:
93823e20cb20b49bd9dd03eb8e30b975 12452 otherosfs optional qemu_10.0.2+ds-1.dsc
ab6f1a263053221b049421b31f683047 39449628 otherosfs optional qemu_10.0.2+ds.orig.tar.xz
3812d4548ec553afe9dcda78452bb259 135672 otherosfs optional qemu_10.0.2+ds-1.debian.tar.xz
5e1b586bccdfbd08a049f24b725bd5c9 6848 otherosfs optional qemu_10.0.2+ds-1_source.buildinfo
-----BEGIN PGP SIGNATURE-----
iQIzBAEBCgAdFiEEZKoqtTHVaQM2a/75gqpKJDselHgFAmg4CqIACgkQgqpKJDse
lHj+Og//U5yTYF2dXILW1QZVx0H8Nui8YnujR4HX4qCC/HEn5IMNJew9OK5XzPr+
m/oBHQ/UBdFJMWaUcWw/GUI4ZWE4SehfVxOrL2LMqqhzXtC3o6aSJRbF414ST+x6
QnFLCHpcWrPcVtsRkRG+Litwq0JLN4ItferAXVnFIcxLjUuPLJHYm9EE4JrH3zTr
bMIateVIy/ApTmO50YuGyxo9vJlx31tSxGzCAlygKJvUdtkcmKNr7kthmUS8BXEf
U1esh15ByW3YQGoMACU5fGIoBv2oVc6rpbuL5KEqM9aPpJWzcGLtk0GKnbk5hwXZ
t6p0xbyAEGdbCGkRFe2sBa4YLpL2LmIzVn/KpWUqUBciQbIIgtaf1Q79wmrey8Rk
GIUbJxBOgtPaun6tY0yBABmrqEi01ByOzIrVWkbOJHZovZpNqBGNSJbYwqg0ClO4
9dPIq5qhgbdai2jbZkBMrr2Lbxsr/T21hXRju068NQz1GBnr6hc5tRCy/beUhumT
96FxGRlaSrbAFS+smjVs3RaXwcfWcDIyhPlhIVCcZ7jtqU14XUKDKhWTnFSW3a5i
uvR4tM1LNSql3EfoPq6IUSgbE8uGN+6CnXeng84OYWmsSi0Bc71bpI00NPa3o+1N
OTXeBX7RmKFkP2rLFtRv7hT8huiBLACL6HxpuGO97rv0XVXham8=
=7IAN
-----END PGP SIGNATURE-----
